Dependence Analysis and Superscalar Techniques Overview

Instruction dependences, correctness, inst scheduling examples, renaming, speculation, generic superscalar pipelines
Sequential Execution Model

Any program execution is “correct” if the final architectural states (registers and memory contents) is the same as by sequential execution

Single-cycle implementation is intuitively correct

If instructions are not executed sequentially, what is “correct” execution?
Data Flow Execution

LD $F2, 0(R3)$
MULTI $F0, F2, F4$
LD $F6, 0(R2)$
SUBD $F8, F6, F2$
DIVD $F10, F0, F6$
ADD $F12, F8, F2$

Note: no branch in this code
Data Dependences

Instruction J is dependent on I if
- I’s output is used by J, or
- J is dependent on K, and K is dependent on I

Loop: L.D F0, 0 (R1)
ADD.D F4, F0, F2
S.D F4, 0 (R1)
DADDUI R1, R1, #-8
BNE R1, R2, LOOP

Data Dependence Graph
Data Dependences

 Dependences through registers

 Load   ALU

 regfile

 Load ALU Br Store

 Dependence through memory

 SW LW

 Memory

 ADD r8, r9, r10
 BEQ r8, r11, loop
 SW r8, 100(r9)
 LW r10, 100(r9)
Name Dependences

- **Antidependence** (WAR): one instruction overwrite a register or memory location that a prior instruction reads
  
  \[\text{LW } R1, 100(R2)\]
  \[\text{ADD } R2, R3, R4\]

- **Output dependence** (WAW): two instructions write the same register or memory location
  
  \[\text{LW } R1, 100(R2)\]
  \[\text{Add } R2, R1, R2\]
  \[\text{Add } R1, R3, R4\]

*Those dependences can be removed*
Dependences vs Hazards

 Dependences are properties of programs
 Dependences indicates the potential of hazards
 Hazards are properties of pipelines
 Pipeline implementations determine actual hazards and the length of any stall

What hazards are exposed by MIPS 5-stage pipeline?
Dynamic Scheduling

General idea: when an instruction stalls, look for independent instructions following it

DIV.D F0, F2, F4
ADD.D F10, F0, F8
SUB.D F12, F8, F14

⚠️ Instruction window: how far to look ahead
⚠️ Out-of-order execution
⚠️ Respect data dependence

What hazards would be exposed?
Machine Correctness

Let $E(M, P)$ be the execution of $P$ at a given machine $M$

$E(M, P)$ is correct if and only if $E(M, P) = E(S, P)$: The register and memory contents at the end of $E(D, P)$ are the same as those of a sequence execution.
Machine Correctness

Let \( E(D,P) \) be the execution of \( P \) on a dynamically scheduled machine \( D \)

\[ E(D,P) = E(S,P) \text{ if } \]

- \( E(D,P) \) and \( E(S,P) \) execute the same set of instructions
- For any inst \( i \), \( i \) produces the same output as in \( E(D,P) \) and \( E(S,P) \)
- Any register or memory word receives the output from the same instruction in \( E(D,P) \) and in \( E(S,P) \)
Machine Correctness

- For any inst $i$, $i$ produces the same output as in $E(D,P)$ and $E(S,P)$
  $\Rightarrow$ For any inst $i$, $i$ receives the same inputs in $E(D,P)$ as in $E(S,P)$
  $\Rightarrow$ For any inst $i$, $i$ receives the outputs in $E(D,P)$ of its parents in $E(S,P)$

- Any register or memory work receives the output from the same instruction in $E(D,P)$ and in $E(S,P)$
  $\Rightarrow$ In $E(D,P)$ any register or memory word receives the output of inst $j$, where $j$ is the last instruction writes to the register or memory word in $E(S,P)$
Machine Correctness

\[ E(D,P) = E(S,P) \text{ if} \]

- \( E(D,P) \) and \( E(S,P) \) execute the same set of instructions
- For any inst \( i \), \( i \) receives the outputs in \( E(D,P) \) of its parents in \( E(S,P) \)
- In \( E(D,P) \) any register or memory word receives the output of inst \( j \), where \( j \) is the last instruction writes to the register or memory word in \( E(S,P) \)
# Data Dependence between Operations

<table>
<thead>
<tr>
<th>ALU to ALU</th>
<th>Load and other insts</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>SUBD</strong> F8,F6,F2</td>
<td><strong>LD</strong> F2, 0 (R3)</td>
</tr>
<tr>
<td><strong>ADD</strong> F6,F8,F2</td>
<td><strong>MULTI</strong> F0,F2,F4</td>
</tr>
</tbody>
</table>

**SUBD** | **ADD**
---|---
**IF** | **IF**
**ID** | **ID**
**EX** | **EX**
**WB** | **WB**

**LD** | **MULTI**
---|---
**IF** | **IF**
**ID** | **ID**
**EX** | **EX**
**MEM** | **WB**
**WB** | **EX**
**EX** | **WB**
Dependences between Operations

<table>
<thead>
<tr>
<th>Store to load</th>
<th>Register instruction can be detected by matching register index</th>
</tr>
</thead>
<tbody>
<tr>
<td>//R3+100==R4?</td>
<td>• Detecting memory dependence is more difficult</td>
</tr>
<tr>
<td>S.D F6,100(R3)</td>
<td></td>
</tr>
<tr>
<td>L.D F2,0(R4)</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>S.D</th>
<th>L.D</th>
</tr>
</thead>
<tbody>
<tr>
<td>IF</td>
<td>IF</td>
</tr>
<tr>
<td>ID</td>
<td>ID</td>
</tr>
<tr>
<td>EX</td>
<td>EX</td>
</tr>
<tr>
<td>MEM</td>
<td>--</td>
</tr>
<tr>
<td>WB</td>
<td>MEM</td>
</tr>
</tbody>
</table>
Dynamic Scheduling

L.D F2,0 (R3)
MULTI F0,F2,F4
L.D F6,0 (R2)
SUB.D F8,F6,F2
DIV.D F10,F0,F6
ADD.D F12,F8,F2

How to schedule pipeline operations?
Is This Working?

<table>
<thead>
<tr>
<th>Inst</th>
<th>IF</th>
<th>ID</th>
<th>Schd</th>
<th>EXE</th>
<th>MEM</th>
<th>WB</th>
</tr>
</thead>
<tbody>
<tr>
<td>L.D</td>
<td>1</td>
<td>2</td>
<td>3</td>
<td>4</td>
<td>5</td>
<td>6</td>
</tr>
<tr>
<td>MULT</td>
<td>1</td>
<td>2</td>
<td>3-5</td>
<td>6-11</td>
<td>-</td>
<td>12</td>
</tr>
<tr>
<td>L.D</td>
<td>2</td>
<td>3</td>
<td>4</td>
<td>5</td>
<td>6</td>
<td>7</td>
</tr>
<tr>
<td>SUB.D</td>
<td>2</td>
<td>3</td>
<td>4-6</td>
<td>7-8</td>
<td>9</td>
<td>10</td>
</tr>
<tr>
<td>DIV.D</td>
<td>3</td>
<td>4</td>
<td>5-11</td>
<td>12-31</td>
<td>11</td>
<td>12</td>
</tr>
<tr>
<td>Add.D</td>
<td>3</td>
<td>4</td>
<td>5-8</td>
<td>9-10</td>
<td>12</td>
<td>14</td>
</tr>
</tbody>
</table>

Assume (1) two-way issue; (2) FU delay as implied
Dynamic Scheduling Implementation

Scoreboarding:
- 1966: scoreboard in CDC6600

Tomasulo:
- Three years later in IBM 360/91
- Introducing register renaming
- Use tag-based instruction wakeup

Adapted from UCB CS252 S98, Copyright 1998 USB
Name Dependences and Register Renaming

Original code:

ADD R3, R1, R2
SUB R4, R4, R3
ADD R3, R6, R7
SUB R3, R3, R4

What prevents parallelism?

Renamed code:

R3, R4, R3, R3 renamed to
P6, P7, P8, P9 sequentially
ADD P6, R1, R2
SUB P7, R4, P6
ADD P8, R6, R7
SUB P9, R5, P7

Finally R3 <= P9, R4 <= P7
Register Renaming and Correctness

- E(D,P) and E(S,P) execute the same set of instructions

- For any inst \(i\), \(i\) receives the outputs in E(D,P) of its parents in E(S,P)

- Any register or memory word receives the output of inst \(j\), where \(j\) is the last instruction writes to the register or memory word in E(S,P)
Renaming Implementation

First proposed in Tomasulo (1969)
- Use register status table
- Renamed to reservation station

In P-III
- Use register alias table
- Renamed arch. register to physical register
- Data copied back to arch. register

In other processors (e.g. Alpha 21264, Intel P4)
- Use register mapping table
- No separate architectural/physical registers; no copy-back

![Renaming Diagram]

- Rd
- Rs
- Pt

- Ps

- Renaming
Speculative Execution

Modern processors must speculate!
- Branch prediction: SPEC2k INT has one branch per seven instructions!
- Precise interrupt
- Memory disambiguation
- More performance-oriented speculations

Two disjointed but connected issues:
1. How to make the best prediction
2. What to do when the speculation is wrong
Speculative Execution

Previous correctness condition: $E(D,P)$ and $E(S,P)$ executes the same set of instructions, and ...

Now:

- $E(Sp, P)$ commits the same set of instructions as $E(S, P)$ executes
- For any committed inst $i$ in $E(Sp, P)$, $i$ receives the outputs in $E(Sp,P)$ of its parents in $E(S,P)$
- In $E(Sp, P)$ any register or memory word receives the output of a committed inst $j$, where $j$ is the last inst that writes to the register or memory word in $E(Sp, P)$
Control Speculation

Branch prediction - control speculation
  - Must predict on branches
  - What to predict
  - Branch direction
  - Branch target address

What info can be used
  - PC value
  - Previous branch outputs
  - also use branch pattern in complex branch predictors

What building blocks are need
  - Branch prediction table (BHT), branch target buffer (BTB), pattern registers, and some logics
Generic Superscalar Processor Models

Issue queue based

Reservation based

Revised from Paracharla PhD thesis 1998