


Application - Hardware Verification

- Consider the following circuit:



- When circuit is clock synchronized (inputs change with rising/falling edge of clock), and circuit is faster than clock (input-output delay less than clock period), then

$$\begin{aligned} \overline{z[n]} &= \overline{(x[n] \wedge y[n]) \vee \overline{z[n-1]} \vee \overline{y[n]}} \\ &= (x[n] \vee \overline{z[n-1]}) \wedge y[n] \end{aligned}$$

$$\begin{cases} \text{if } \overline{z[n-1]} = 0 \Rightarrow z[n] = x[n] \wedge y[n] \\ \text{if } \overline{z[n-1]} = 1 \Rightarrow z[n] = y[n] \end{cases}$$

Thus $(x=1, y=0, z=0)$, $(x=1, y=1, z=1)$ are stable


- Now suppose circuit is asynchronous (inputs change randomly) and each gate has unit delay, then does this hold?

* suppose initially $(x=1, y=0, z=0)$, then z becomes high within 3 units of y becoming high?


Hardware Verification

$\Sigma = \{y_1, z_1\}$ $\Sigma = \{y_1, z_1\}$


Spec:



Model of AND gate:



Model of NOT gate:



etc.

$$CKT = AND \parallel NOT \parallel NOR_1 \parallel NOR_2$$

CKT satisfies Spec if

$$T_m(CKT) \subseteq T_m(\text{spec})$$

- Typically spec given as a real-time temporal logic formula
- "Model checking" is used for verification (uses data structure called BDD)